← Back to Chip Foundry Services

Glossary

3,801 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 49 of 77 (3,801 entries)

power semiconductor sic mosfet

sic jfet cascode, sic gate oxide reliability, sic body diode, sic power module assembly

Wide bandgap (WBG) power semiconductors, gallium nitride (GaN) High-Electron-Mobility Transistors (HEMT), and silicon carbide (4H-SiC) power MOSFETs constitute the foundational…

power spectral density analysis

psd, metrology

PSD (Power Spectral Density) analysis is a frequency-domain technique for characterizing surface roughness — decomposing the surface height profile into its spectral components…

ppa

power performance area, ppa optimization, design tradeoff, pareto frontier chip design, dvfs

PPA — Power, Performance, Area — is the three-axis scoreboard every chip design decision ultimately gets measured against. Every knob a design team can turn — transistor sizing…

pre-metal dielectric

pmd deposition, undoped silicate glass, harp flowable cvd, hsp pmd gapfill, pmd planarization cmp

Pre-Metal Dielectric (PMD) Gap Fill is the deposition and planarization of a low-defect silicon dioxide layer between tungsten contact plugs — typically using undoped silicate…

precision

metrology

Precision, in metrology, measures how tightly repeated measurements of the same feature agree with each other — a question entirely separate from whether those measurements are…

precursor

thin film precursor, thin film deposition precursor, semiconductor deposition precursor, precursor selection, precursor properties, precursor decomposition, cvd precursor, ald precursor, deposition chemistry, precursor qualification, cvd

A thin-film precursor is a chemical source molecule that transports one or more film-forming elements to a substrate, where heat, plasma, light, or a coreactant converts it into…

predictive maintenance systems in semiconductor manufacturing

predictive maintenance systems semiconductor manufacturing, predictive maintenance, systems semiconductor manufacturing, mfc ml rf rul, predictive maintenance systems

Predictive Maintenance Systems in Semiconductor Manufacturing Introduction & Motivation Predictive Maintenance (PdM) leverages machine learning and sensor telemetry to forecast…

predictive metrology

metrology

Spectroscopic ellipsometry and inline optical wafer metrology constitute the non-destructive physical measurement and defect detection disciplines that govern yield control across…

prefetching parallel computing

hardware data prefetcher, cache prefetching algorithms, memory latency hiding, stride prefetcher spatial locality

Hardware Data Prefetching is the hyper-aggressive, predictive architectural hardware mechanism embedded in all modern high-performance microprocessors that actively guesses which…

pressure sensor packaging

packaging

Pressure sensor packaging is the specialized packaging design that protects pressure-sensing elements while preserving controlled media access and calibration stability - it…

probe yield

production, random defects, systematic defects, edge die yield loss, design marginality, wafer mapping, yield trend monitoring, fab health indicator, test economics

Probe yield is the percentage of die on a wafer that pass electrical test at wafer probe — the very first point in manufacturing where a die's actual functional quality gets…

process

semiconductor process history

A process node designates a semiconductor technology generation, historically tied to minimum feature size but now primarily a marketing designation reflecting transistor density…

process control monitor

drop in cell, ring oscillator speed measurement, wafer level acceptance gating, sample wafer measurement, SPC control chart, earliest process indicator, measurement flow

Process control monitor structures sit in the scribe lines between dies, as well as sometimes in drop-in cells scattered between functional blocks within the die itself, and their…

process induced stress

stress management cmos, film stress engineering, wafer warpage control, residual stress effects

Process-Induced Stress Management — Process-induced mechanical stress in CMOS fabrication arises from thermal mismatch, intrinsic film stress, and phase transformations during…

process-induced stress management

residual stress cmos, film stress wafer bow, stress-induced overlay error, stress compensation processing

Process-Induced Stress Management is the discipline of controlling, compensating, and exploiting residual mechanical stresses generated during semiconductor fabrication—including…

process monitor structures

metrology

Spectroscopic ellipsometry and inline optical wafer metrology constitute the non-destructive physical measurement and defect detection disciplines that govern yield control across…

process monitoring

semiconductor process control, spc, statistical process control, sensor data, fault detection, run-to-run control, process optimization

Semiconductor Manufacturing Process Parameters Monitoring: Mathematical Modeling 1. The Fundamental Challenge Modern semiconductor fabrication involves 500–1000+ sequential…

process node

process node roadmap, semiconductor node, nanometer node, tsmc node, intel node, 3nm 2nm 1nm

Semiconductor Process Nodes are the generational labels used to describe successive advances in chip manufacturing technology, originally representing a physical feature size…

process variation

lot to lot variation, wafer to wafer variation, within wafer variation, process sigma

Process Variation is the inevitable deviation of physical dimensions, film thicknesses, doping concentrations, and other parameters from their target values during manufacturing…

process variation

lot to lot variation, wafer to wafer variation, within wafer variation, process sigma, pvt variation

Process variation is the unavoidable statistical fluctuation in transistor and interconnect parameters that occurs during semiconductor manufacturing — no two transistors on…

process variation

process variation modeling, corner analysis, statistical variation, on chip variation ocv, systematic random variation

Process variation is the unavoidable statistical fluctuation in transistor and interconnect parameters that occurs during semiconductor manufacturing — no two transistors on…

process variation semiconductor

corner analysis pvt, statistical process variation, within die variation, lot to lot wafer wafer variation

Semiconductor Process Variation is the unavoidable manufacturing phenomenon where device and interconnect parameters (threshold voltage, channel length, oxide thickness, metal…

process variation semiconductor

wafer level variation, lot to lot variation, within die variation, systematic random variation

Process Variation in Semiconductor Manufacturing is the inherent variability in every fabrication step — lithography CD, film thickness, doping concentration, etch depth, CMP…

process variation statistical control

systematic random variation, opc model calibration, advanced process control apc, virtual metrology prediction

Spectroscopic ellipsometry and inline optical wafer metrology constitute the non-destructive physical measurement and defect detection disciplines that govern yield control across…

process window

exposure-defocus, bossung, exposure latitude, cpk, lithography window, semiconductor process window, process capability

A process window is the region of process-parameter space — dose and focus, in lithography's most common case — where a manufacturing step still produces results within…

process window analysis

lithography, depth of focus, exposure latitude, overlapping process window, contour plot, manufacturability margin, CD specification limit, process centering, FEM data

Process window analysis determines the actual range of focus and exposure dose within which patterned features meet their critical-dimension specification — taking raw…

pwq metrology methodology

focus exposure matrix qualification, lithography pwq procedure, process window margin verification, pwq defect density mapping

Process window qualification (PWQ) is the experimental and analytical methodology used in advanced semiconductor manufacturing to empirically map, qualify, and monitor…

processing in memory pim design

near data processing chip, pim architecture dram, samsung axdimm, pim programming model

High-bandwidth memory (HBM) is DRAM stacked vertically and connected to its host through an interface thousands of bits wide, running beside the processor on an interposer rather…

product representative structures

metrology

Spectroscopic ellipsometry and inline optical wafer metrology constitute the non-destructive physical measurement and defect detection disciplines that govern yield control across…

proficiency testing

pt, laboratory, calibration, round robin, iso 17025, quality, metrology

Proficiency testing is a quality assurance method where laboratories analyze standardized reference samples to verify their testing competence — external organizations provide…

profilometry

stylus profilometry, optical profilometry, step height measurement, surface profilometer, film step height, stylus scan, cmp dishing profilometry, metrology

Profilometry is the quantitative surface metrology technique used to measure physical step heights, film thickness topography, post-CMP dishing and erosion, and 2D/3D surface…

programmable logic device

PLD, user-configurable logic, PAL CPLD FPGA, custom logic without custom chip, reconfigurable chip

A programmable logic device is a chip whose logic function can be configured by the user after manufacture, rather than being fixed when the chip is made, giving designers a way…

projection aligner

projection lithography, photolithography, mask projection, contact printing replacement, wafer exposure

A projection aligner is a photolithography machine that transfers a mask pattern onto a wafer by projecting an image of the mask through a lens system onto the wafer's surface…

micralign projection lithography cross section

contact printing mask damage, catadioptric optics working gap, projection lithography reference diagram

The Working Gap That Ended Mask-Wafer Contact Perkin-Elmer's Micralign (1973) — what the gap looks like, and what it bought in yield and mask life One contact event compounds…

confront contact printings mask damage problem

projection lithography, projection lithography 1973

Confront Contact Printing's Mask-Damage Problem The original 1957-era photolithography process pressed the mask directly against the photoresist-coated wafer during exposure…

name defect generation and yield loss from contact

perkin elmer micralign, projection lithography 1973

Name Defect Generation and Yield Loss From Contact Every contact exposure risked transferring a defect two ways at once: a particle on the wafer could scratch the mask, and a flaw…

introduce projection alignment as the fix

catadioptric optics, projection lithography 1973

Introduce Projection (Non-Contact) Alignment as the Fix The fix that defined this generation of lithography was to stop touching the mask to the wafer at all, and instead project…

define the mask to wafer working gap

non contact exposure, projection lithography 1973

Define the Mask-to-Wafer Working Gap Removing physical contact meant introducing a deliberate working gap between the mask and the wafer, with an optical system filling that gap…

name perkin elmer and the micralign system 1973

mask lifetime, projection lithography 1973

Name Perkin-Elmer and the Micralign System (1973) Perkin-Elmer introduced the Micralign system in 1973 as the production-ready answer to contact printing's defect…

explain the reflective catadioptric optical system

lithography yield, projection lithography 1973

Explain the Reflective (Catadioptric) Optical System Micralign used a catadioptric optical design, combining reflective mirror elements with refractive lens elements rather than…

detail 1 to 1 imaging and the scanning slit

perkin elmer micralign, projection lithography 1973

Detail 1:1 Imaging and the Scanning Slit Micralign projected the mask pattern onto the wafer at 1:1 scale, meaning the image on the wafer was the same size as the pattern on…

quantify micralign throughput over contact aligners

catadioptric optics, projection lithography 1973

Quantify Micralign's Throughput Advantage Over Contact Aligners Contact aligners had to handle each wafer carefully to control contact force and avoid damaging either the mask…

quantify mask lifetime extension from eliminating contact

non contact exposure, projection lithography 1973

Quantify Mask-Lifetime Extension From Eliminating Contact A contact-printing mask wore out through repeated physical contact, accumulating scratches and embedded particles until…

quantify wafer defect reduction and yield improvement

mask lifetime, projection lithography 1973

Quantify Wafer Defect Reduction and Yield Improvement Removing the contact-driven scratch-and-transfer defect mechanism directly reduced the number of pattern defects printed onto…

trace micralign adoption across the industry

lithography yield, projection lithography 1973

Trace Micralign's Adoption Across the Industry Chipmakers evaluating Micralign against their existing contact-printing lines weighed the new system's higher throughput, extended…

explain resolution limits of projection scanning systems

projection lithography, projection lithography 1973

Explain Resolution Limits of Projection Scanning Systems Even without the defect problems of contact printing, Micralign's optical system still had a finite resolution limit, set…

quantify alignment accuracy gains over contact methods

perkin elmer micralign, projection lithography 1973

Quantify Alignment Accuracy Gains Over Contact Methods Contact aligners relied on direct mechanical registration between mask and wafer, which was limited by how precisely…

describe micralign model generations and refinements

catadioptric optics, projection lithography 1973

Describe Micralign Model Generations and Refinements Perkin-Elmer did not stop at the original 1973 Micralign design, and refined successive models with improvements…

quantify the economic impact on cost per good die

non contact exposure, projection lithography 1973

Quantify the Economic Impact on Cost per Good Die Cost per good die, not cost per wafer exposed, was the metric that actually determined whether switching to projection…