← Back to Chip Foundry Services

Glossary

453 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 7 of 10 (453 entries)

silicon-on-insulator (soi) wafer

substrate

Silicon-on-Insulator (SOI) substrate engineering, Fully Depleted SOI (FD-SOI) planar architectures, and dynamic back-gate body biasing constitute the engineered substrate…

silicon orientation

crystal orientation, miller indices, 100, 110, 111, material science, wafer, crystallography

Silicon crystal orientations refer to the specific crystallographic planes used as the surface of silicon wafers — identified by Miller indices like (100), (110), and (111), each…

silicon photonics packaging

co packaged optics, photonic die attach, optical io packaging, photonics assembly, cpo

Silicon photonics and optical I/O technologies integrate high-density optical waveguides, electro-optic modulators, photodetectors, and heterogeneous laser sources onto standard…

silicon photonics packaging alignment prediction machine learning

silicon photonics packaging alignment prediction, silicon photonics packaging, photonics packaging alignment, packaging alignment prediction, silicon photonics

Silicon Photonics Packaging Alignment Prediction with Machine Learning Introduction & Motivation Silicon Photonics Packaging Alignment Prediction with Machine Learning addresses…

silicon photonics semiconductor

optical interconnect chip, photonic integrated circuit, silicon waveguide, co packaged optics

Silicon photonics and optical I/O technologies integrate high-density optical waveguides, electro-optic modulators, photodetectors, and heterogeneous laser sources onto standard…

silicon gate 1967 pattern polysilicon gate channel length

fairchild 1967 photolithography defines gate edge and channel, silicon gate mos 1967 etching polysilicon over thin oxide, polysilicon gate 1967 channel length set by single gate mask

Step 3 — Pattern the Polysilicon Gate, Defining the Channel by the Gate’s Own Edge: The Single Lithographic Step That Sets Channel Length 1. Why Channel Length Is Now Set by…

silicongate 1967 step 12 lpcvd polysilicon deposition parameters

polysilicon deposition temperature pressure silane, low pressure cvd silicon gate process

Go Deeper on Deposition: the Specific LPCVD Parameters That Made Step 2's Polysilicon Usable 1. What Deposit Polysilicon Actually Required Step 2 of this series established that…

silver-filled epoxy

packaging

Silver-filled epoxy is the conductive die-attach adhesive containing silver particles in epoxy matrix to provide bonding strength and thermal conduction - it is widely used…

simox

separation by implantation of oxygen, soi wafer technology, buried oxide formation, oxygen implantation silicon

SIMOX, short for Separation by IMplantation of OXygen, manufactures silicon-on-insulator inside a single silicon wafer. A high-fluence oxygen implant places an oxygen-rich band…