← Back to Chip Foundry Services

Glossary

29,259 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 393 of 586 (29,259 entries)

power domain

design

A power domain is a logically defined region of the chip where all cells share the same primary power supply and can be collectively managed — powered on, powered off, or operated…

power-domain-boundary-interface machine learning

power domain boundary and interface protocol, power domain boundary, domain boundary interface, boundary interface protocol, power domain, domain boundary, boundary interface

Power Domain Boundary and Interface Protocol Introduction & Motivation Power Domain Boundary and Interface Protocol addresses a central problem in integration process control…

power domain sequencing brownout prediction machine learning

power domain sequencing brownout prediction, power domain sequencing, domain sequencing brownout, sequencing brownout prediction, power domain, domain sequencing

Power Domain Sequencing Brownout Prediction with Machine Learning Introduction & Motivation Power Domain Sequencing Brownout Prediction with Machine Learning addresses a central…

power-domain-voltage-coordination machine learning

power domain and voltage coordination, power domain voltage, domain voltage coordination, power domain, domain voltage, voltage coordination

Power Domain and Voltage Coordination Introduction & Motivation Power Domain and Voltage Coordination addresses a central problem in soc-design process control…

data center

ai data center, hyperscale data center, gpu cluster infrastructure, liquid cooling

A data center is the physical and operational system that turns electrical power, network connectivity, and cooling capacity into dependable computing. For artificial…

power efficiency pareto frontier prediction machine learning

power efficiency pareto frontier prediction, power efficiency pareto, efficiency pareto frontier, pareto frontier prediction, power efficiency, efficiency pareto

Power Efficiency Pareto Frontier Prediction with Machine Learning Introduction & Motivation Power Efficiency Pareto Frontier Prediction with Machine Learning addresses a central…

power electronics

power converter, power semiconductor switching, energy conversion, power electronic system

Power electronics. converts, conditions and controls electrical energy with semiconductor devices operated mainly as switches. Instead of dissipating excess voltage like a linear…

power estimation

dynamic power analysis, switching activity, power simulation, vectorless power

Power Estimation and Analysis is the set of EDA techniques used throughout the chip design flow to predict and optimize the power consumption of a design — ranging…

power-estimation-ml-model machine learning

power estimation via machine learning models, power estimation via, estimation via machine, via machine learning, machine learning models, power estimation, estimation via, via machine

Power Estimation via Machine Learning Models Introduction & Motivation Power Estimation via Machine Learning Models addresses a central problem in power process control…

power factor

reactive power, power factor correction, apparent power, harmonic distortion power

Power factor is the ratio of real power — the power that actually does work — to apparent power, the simple product of RMS voltage and RMS current that a meter reading volts…

power factor correction

PFC, boost PFC, totem pole PFC, harmonic current correction

Power factor correction. shapes an AC load so it draws current with reduced phase displacement and harmonic distortion relative to the voltage, increasing the ratio of real power…

power gating

design

Power gating shuts off power supply to idle circuit blocks by inserting high-Vt sleep transistors between the block and supply/ground rails, eliminating both dynamic and leakage…

power gating

power domain, power shut off, mtcmos

Power gating reduces static leakage current by 99.28% in idle semiconductor circuit blocks by inserting high-threshold-voltage MTCMOS header or footer switch transistors between…

Power Gating

MTCMOS, design, leakage reduction

Power Gating and MTCMOS Design is a sophisticated dynamic power management technique where entire circuit blocks are switched between active and standby power domains using…

power-gating-core-wake-latency machine learning

power gating core wake latency and state restoration, power gating core, gating core wake, core wake latency, wake latency state, latency state restoration, power gating, gating core

Power Gating Core Wake Latency and State Restoration Introduction & Motivation Power Gating Core Wake Latency and State Restoration addresses a central problem in power process…

power gating current leakage prediction machine learning

power gating current leakage prediction, power gating current, gating current leakage, current leakage prediction, power gating, gating current, current leakage

Power Gating Current Leakage Prediction with Machine Learning Introduction & Motivation Power Gating Current Leakage Prediction with Machine Learning addresses a central problem…

power gating design

MTCMOS, power switch design, header footer, retention cell

Power Gating implements circuits to completely shut off supply voltage to idle blocks, reducing leakage to near zero, using MTCMOS power switches with retention elements…

power-gating-domain-design machine learning

power gating domain design, power gating domain, gating domain design, power gating, gating domain, domain design

Power Gating Domain Design Introduction & Motivation Power Gating Domain Design addresses a central problem in chip-design process control and gating-latency-nanoseconds…

power-gating-inrush-current machine learning

power gating wake-up inrush current and ground bounce, power gating wake-up, gating wake-up inrush, wake-up inrush current, inrush current ground, current ground bounce, power gating

Power Gating Wake-Up Inrush Current and Ground Bounce Introduction & Motivation Power Gating Wake-Up Inrush Current and Ground Bounce addresses a central problem in power process…

power-gating-optimization machine learning

power gating and domain shutdown, power gating domain, gating domain shutdown, power gating, gating domain, domain shutdown

Power Gating and Domain Shutdown Introduction & Motivation Power Gating and Domain Shutdown addresses a central problem in power-optimization process control…

power gating retention design

power gating switch cell, retention flip flop design, power gating control sequence, state retention power gating

Power Gating and Retention is the advanced low-power design technique that completely shuts off supply voltage to inactive circuit blocks using header or footer switch…

power gating retention flip flop

state retention power gating, srpg design, power domain isolation, always on logic

Power Gating and State Retention is a low-power design technique that selectively disables power supply to unused logic domains while preserving critical state information…

power gating sleep state leakage prediction machine learning

power gating sleep state leakage prediction, power gating sleep, gating sleep state, sleep state leakage, state leakage prediction, power gating, gating sleep, sleep state

Power Gating Sleep State Leakage Prediction with Machine Learning Introduction & Motivation Power Gating Sleep State Leakage Prediction with Machine Learning addresses a central…

power gating state retention leak power prediction machine learning

power gating state retention and leak power prediction, power gating state, gating state retention, state retention leak, retention leak power, leak power prediction

Power Gating State Retention and Leak Power Prediction with Machine Learning Introduction & Motivation Power Gating State Retention and Leak Power Prediction with Machine Learning…

power gating techniques

header footer switches, power domain isolation, power gating control, mtcmos multi threshold

Power Gating is the power management technique that completely disconnects the power supply from idle logic blocks using high-Vt header or footer switches — reducing leakage power…

power-gating-wake-latency machine learning

power gating wake latency and leakage-performance trade-off, power gating wake, gating wake latency, wake latency leakage-performance, latency leakage-performance trade-off, power gating

Power Gating Wake Latency and Leakage-Performance Trade-Off Introduction & Motivation Power Gating Wake Latency and Leakage-Performance Trade-Off addresses a central problem…

power grid design

design, power distribution network, decap, power mesh, ir drop

Power grid design builds the metal mesh that distributes supply voltage from a chip's external pads down to every standard cell, sizing wire widths and mesh density specifically…

power grid design

signal & power integrity, power distribution network, power mesh, ir drop

Power grid design for signal and power integrity requires balancing the grid's mesh density and wire width against the available routing resources on each metal layer, since…

power grid design

ir drop analysis, power delivery network pdn, electromigration power grid, decoupling capacitor

Power grid design for IR drop and electromigration signoff has to simultaneously satisfy both constraints using the same underlying metal grid: wide enough wires and dense enough…

power grid design analysis

ir drop voltage drop, electromigration power network, power delivery network design, decoupling capacitor placement

Power grid design analysis combines IR drop and voltage-drop checking, electromigration analysis of the power network's current-carrying metal, and decoupling capacitor placement…

power grid design pdn

ir drop analysis, power distribution network, decoupling capacitor placement, power mesh sizing

Power grid design for a power distribution network determines overall mesh sizing, informed by IR drop analysis, together with decoupling capacitor placement to address transient…

power grid electromigration aware ir drop prediction machine learning

power grid electromigration-aware ir drop prediction, power grid electromigration-aware, grid electromigration-aware ir, electromigration-aware ir drop, ir drop

Power Grid Electromigration-Aware IR Drop Prediction with Machine Learning Introduction & Motivation Power Grid Electromigration-Aware IR Drop Prediction with Machine Learning…

power grid ir drop

ir drop analysis, electromigration sign off, power delivery network, dynamic ir drop

Power grid IR drop analysis and electromigration signoff are run together as complementary power-grid reliability checks, since both depend on accurately modeling current flow…

power-grid-ir-drop-margin machine learning

power grid ir drop and voltage margin depletion, power grid ir, grid ir drop, ir drop voltage, drop voltage margin, voltage margin depletion, power grid, grid ir, ir drop, drop voltage

Power Grid IR Drop and Voltage Margin Depletion Introduction & Motivation Power Grid IR Drop and Voltage Margin Depletion addresses a central problem in power process control…

power grid ir drop prediction machine learning

power grid ir-drop prediction, power grid ir-drop, grid ir-drop prediction, power grid, grid ir-drop, ir-drop prediction

Power Grid IR-Drop Prediction with Machine Learning Introduction & Motivation Power Grid IR-Drop Prediction with Machine Learning addresses a central problem in power grid IR-drop…

power integrity

signal & power integrity

Power integrity analysis verifies that the power delivery network, the entire electrical path carrying current from the voltage regulator all the way to every individual…

Power Integrity

PI analysis, noise, stability

Power Integrity PI Analysis is a comprehensive chip design analysis methodology that characterizes the performance of power distribution networks in delivering stable supply…

power integrity chip design

ir drop analysis, power grid design, decoupling capacitor placement, em electromigration power

Power integrity in chip design combines IR drop analysis (checking voltage delivery adequacy), decoupling capacitor placement (suppressing transient voltage droop)…

power-integrity-measurement-accuracy machine learning

power integrity measurement accuracy and repeatability, power integrity measurement, integrity measurement accuracy, measurement accuracy repeatability, power integrity

Power Integrity Measurement Accuracy and Repeatability Introduction & Motivation Power Integrity Measurement Accuracy and Repeatability addresses a central problem in measurement…

power integrity simulation accuracy prediction machine learning

power integrity simulation accuracy prediction, power integrity simulation, integrity simulation accuracy, simulation accuracy prediction, power integrity, simulation accuracy

Power Integrity Simulation Accuracy Prediction with Machine Learning Introduction & Motivation Power Integrity Simulation Accuracy Prediction with Machine Learning addresses…

power-integrity-spectral-analysis machine learning

power integrity analysis and spectral content measurement, power integrity analysis, integrity analysis spectral, analysis spectral content, spectral content measurement

Power Integrity Analysis and Spectral Content Measurement Introduction & Motivation Power Integrity Analysis and Spectral Content Measurement addresses a central problem in power…

power integrity voltage droop prediction machine learning

power integrity and voltage droop prediction, power integrity voltage, integrity voltage droop, voltage droop prediction, power integrity, integrity voltage, voltage droop

Power Integrity and Voltage Droop Prediction with Machine Learning Introduction & Motivation Power Integrity and Voltage Droop Prediction with Machine Learning addresses a central…

power intent

design

Power intent is the formal specification of a chip's power architecture — defining all power domains, voltage levels, power switches, isolation requirements, retention strategy…

power intent specification upf

common power format cpf, power domain definition, isolation retention strategies, multi-voltage power management

Power Intent Specification with UPF and CPF — Unified Power Format (UPF) and Common Power Format (CPF) provide standardized languages for expressing power management…

power intent upf

unified power format, ieee 1801, power domain specification, cpf power format

Power Intent (UPF/IEEE 1801) is the standardized specification format that describes the power management architecture of a chip — defining power domains, supply nets, isolation…

power intent upf

unified power format, power domain isolation, level shifter retention, multi voltage design

Unified Power Format (UPF) and Power-Intent Design is the IEEE 1801 standard methodology for specifying and implementing multi-voltage, power-gating, and retention strategies…

power intent upf cpf

unified power format, multi voltage design, power domain isolation, level shifter retention

Power Intent Specification (UPF/CPF) is the formal design methodology that captures a chip's power management architecture — including voltage domains, power states, isolation…

power law scaling

scaling laws

Power-law scaling describes how a language model's loss decreases as a smooth power-law function of model size, data size, or compute, meaning loss falls predictably…

power law scaling

theory

Power-law scaling relationships for language models have been found to hold remarkably consistently across many orders of magnitude of model size, data size, and compute…