← Back to Chip Foundry Services

Glossary

2,311 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 38 of 47 (2,311 entries)

multi-corner multi-mode (mcmm)

multi-corner multi-mode, mcmm, design

Multi-Corner Multi-Mode (MCMM) analysis is the comprehensive design verification methodology that evaluates a chip's timing, power, and signal integrity across all relevant…

multi corner multi mode mcmm

process voltage temperature pvt, corner analysis timing, mcmm optimization, timing signoff corners, setup hold slack, pocv derating, mcmm closure

Multi-Corner Multi-Mode (MCMM) timing analysis constitutes the comprehensive static timing verification methodology that simultaneously validates setup and hold timing constraints…

multi corner multi mode timing

mcmm signoff analysis, pvt corner timing, on chip variation ocv, statistical timing analysis

Static Timing Analysis and timing closure constitute the deterministic, vector-independent verification methodology engineered to exhaustively prove that every synchronous path…

multi corner multi mode timing signoff prediction machine learning

multi-corner multi-mode timing signoff prediction, multi-corner multi-mode timing, multi-mode timing signoff, timing signoff prediction, multi-corner multi-mode

Multi-Corner Multi-Mode Timing Signoff Prediction with Machine Learning Introduction & Motivation Multi-Corner Multi-Mode Timing Signoff Prediction with Machine Learning addresses…

multi-criteria dispatching

operations

Multi-criteria dispatching is the scheduling approach that ranks candidate lots using a weighted combination of competing objectives - it enables balanced decisions across speed…

multi-crop testing

computer vision

Multi-crop testing is the evaluation method that runs inference on several spatial crops of the same image and combines predictions to reduce framing bias - this is especially…

multi-crop training

self-supervised learning

Multi-Crop Training is a data augmentation strategy in self-supervised learning where multiple crops of different sizes are extracted from each image — typically 2 large global…

multi-crop training in self-supervised

self-supervised learning

Multi-crop training in self-supervised learning is the view-generation strategy that uses a few large crops and several small crops of the same image to enforce scale-consistent…

multi-cycle path

design & verification

Multi-Cycle Path is a path intentionally allowed to take multiple clock cycles to transfer valid data - It aligns timing constraints with actual data-transfer intent in sequential…

multi die chiplet design

chiplet integration, die to die interface, ucle, heterogeneous integration chip

Multi-Die Chiplet Design is the architectural approach of decomposing a monolithic chip into multiple smaller dies (chiplets) that are co-packaged and interconnected — enabling…

multi-die chiplet design

chiplet interconnect architecture, ucle chiplet standard, chiplet disaggregation, heterogeneous chiplet integration

Multi-Die Chiplet Design Methodology is the chip architecture approach that disaggregates a monolithic SoC into multiple smaller silicon dies (chiplets) connected through…

multi die chiplet integration

chiplet interconnect standard, ucIe chiplet, die to die interface, heterogeneous chiplet

Multi-Die Chiplet Integration is the advanced packaging architecture that decomposes a monolithic SoC into multiple smaller silicon dies (chiplets) interconnected through…

multi die chiplet integration

chiplet interconnect technology, chiplet packaging architecture, chiplet die to die interface, chiplet heterogeneous integration

Advanced packaging is the set of technologies that connect, protect and cool silicon after it leaves the fab. It has moved from a cost-driven back-end afterthought to a primary…

multi die design

chiplet design methodology, multi die eda, die to die interface, heterogeneous integration design

Multi-Die and Chiplet Design Methodology is the EDA and architectural approach to designing systems composed of multiple smaller silicon dies (chiplets) connected through advanced…

multi die reticle stitching

reticle limited design, stitch boundary overlay, oversized die lithography field

Multi-Die Reticle Stitching A lithography scanner's exposure field has a hard maximum size — roughly 26mm by 33mm for standard DUV and EUV scanners — and a reticle can only…

multi-die system design

chiplet integration methodology, die-to-die interconnect, heterogeneous integration methodology, multi-die partitioning strategy

Advanced packaging is the set of technologies that connect, protect and cool silicon after it leaves the fab. It has moved from a cost-driven back-end afterthought to a primary…

multi die thermal coupling prediction machine learning

multi-die thermal coupling prediction, multi-die thermal coupling, thermal coupling prediction, multi-die thermal, thermal coupling, coupling prediction

Multi-Die Thermal Coupling Prediction with Machine Learning Introduction & Motivation Multi-Die Thermal Coupling Prediction with Machine Learning addresses a central problem…

multi-diffusion

generative models

Multi-diffusion is the generation strategy that coordinates multiple diffusion passes or regions to improve global consistency and detail - it helps produce large or complex…

multi domain power gating leakage current prediction machine learning

multi-domain power gating leakage current prediction, multi-domain power gating, power gating leakage, gating leakage current, leakage current prediction

Multi-Domain Power Gating Leakage Current Prediction with Machine Learning Introduction & Motivation Multi-Domain Power Gating Leakage Current Prediction with Machine Learning…

multi-domain rec

recommendation systems

Multi-Domain Rec is joint recommendation across several product domains with shared and domain-specific components. - It supports super-app scenarios where users interact…

multi-exit networks

edge ai

Multi-Exit Networks are neural networks designed with multiple output points throughout the architecture — each exit is a complete classifier, and the network can produce…

multi fab spare parts pooling optimization prediction machine learning

multi-fab spare parts pooling optimization prediction, multi-fab spare parts, spare parts pooling, parts pooling optimization, pooling optimization prediction

Multi-Fab Spare Parts Pooling Optimization Prediction with Machine Learning Introduction & Motivation Multi-Fab Spare Parts Pooling Optimization Prediction with Machine Learning…

multi-fidelity nas

neural architecture search

Multi-Fidelity NAS is architecture search using mixed evaluation fidelities such as epochs, dataset size, or resolution. - It trades exactness for speed by screening candidates…

multi-finger transistor

rf design

Multi-finger transistor is a layout strategy used in RF and high-speed analog design to split a wide transistor into several narrower, parallel gate segments. The goal is…

multi-frame depth estimation

3d vision

Multi-frame depth estimation is the depth prediction strategy that fuses temporal evidence from multiple frames to improve metric stability and detail beyond single-image depth…

multi-frame optical flow

video understanding

Multi-frame optical flow is the motion estimation approach that uses more than two consecutive frames to improve robustness, temporal smoothness, and occlusion handling…

multi-frame super-resolution

video generation

Multi-frame super-resolution is the VSR strategy that uses a fixed temporal window around a target frame to reconstruct higher-resolution output through aligned evidence fusion…

multi gate coupling capacitance machine learning

predicting coupling capacitance in multi-gate transistor structures, predicting coupling capacitance, coupling capacitance multi-gate, capacitance multi-gate transistor, predicting coupling

Predicting coupling capacitance in multi-gate transistor structures Introduction & Motivation Predicting coupling capacitance in multi-gate transistor structures addresses…

multi gate finfet coupling prediction machine learning

multi-gate finfet coupling prediction, multi-gate finfet coupling, finfet coupling prediction, multi-gate finfet, finfet coupling, coupling prediction

Multi-Gate FinFET Coupling Prediction with Machine Learning Introduction & Motivation Multi-Gate FinFET Coupling Prediction with Machine Learning addresses a central problem…

multi-goal rl

reinforcement learning

Multi-Goal RL is a reinforcement learning paradigm where the agent must learn to achieve multiple different goals — training a single policy that can accomplish any goal from…

multi gpu programming nccl

nvlink multi gpu, nccl collective operations, multi gpu scaling, gpu cluster communication

Multi-GPU Programming is the distributed computing paradigm that coordinates multiple GPUs to solve problems requiring more memory or compute than a single GPU provides…

multi-gpu training strategies

distributed training

Multi-GPU training strategies is the parallelization approaches for distributing model computation and data across multiple accelerators - strategy choice determines memory…

multi head attention

mha, head

Multi-head attention (MHA), multi-query attention (MQA), and grouped-query attention (GQA) are three ways to wire the key and value projections of a Transformer's attention layer.…

multi-head attention mechanisms

multi head attention mechanisms, multi head, head attention, bleu f1 nlp qk, multi-head attention, attention mechanisms

Multi-Head Attention Mechanisms Introduction & Motivation Multi-head attention: parallel attention with different representation subspaces. Improves model expressiveness.…

multi-head attention optimization

optimization

Multi-head attention (MHA), multi-query attention (MQA), and grouped-query attention (GQA) are three ways to wire the key and value projections of a Transformer's attention layer.…

multi head attention parallel representation prediction machine learning

multi-head attention parallel representation and subspace prediction, multi-head attention parallel, attention parallel representation, multi-head attention

Multi-Head Attention Parallel Representation and Subspace Prediction Introduction & Motivation Multi-Head Attention Parallel Representation and Subspace Prediction addresses…

multi-head latent attention

mla, multi head latent attention, latent attention, mla attention, deepseek mla, deepseek attention, low-rank kv cache, latent kv compression, kv cache compression attention

Multi-head latent attention (MLA) is the attention mechanism introduced in DeepSeek-V2 and carried into DeepSeek-V3, designed to shrink the KV cache without giving up the quality…

multi-hop reasoning

reasoning

Multi-Hop Reasoning is a complex inference paradigm where answering a question requires combining information from multiple distinct evidence sources or performing multiple…

multi-hop reasoning in rag

rag

Multi-hop reasoning in RAG is the reasoning pattern where the system retrieves and connects evidence across multiple dependent steps before producing an answer - it is required…

multi-hop retrieval

rag

Multi-hop retrieval follows chains of reasoning across multiple document retrievals to answer complex questions. Problem: Some questions require information from multiple…

multi-hop retrieval

rag

Multi-Hop Retrieval is retrieval that chains evidence across multiple dependent steps to answer composite questions - It is a core method in modern RAG and retrieval execution…

multi-horizon forecast

time series models

Multi-Horizon Forecast is forecasting frameworks that predict multiple future horizons simultaneously. - They estimate near-term and long-term outcomes in one coherent output…