samsung-sf3

Samsung SF3 identifies Samsung Foundry's 3nm-class gate-all-around logic generation, built around a nanosheet transistor Samsung brands MBCFET, and the name is a Samsung-specific platform rather than a dimension that lines up with any rival foundry's own "3nm" claim. At a high level, how SF3 moves from that transistor choice to a qualified product looks like this:

SF3 defined
MBCFET nanosheet GAA transistor
PDK and libraries released
Design rules, SRAM bitcell, IP
Qualification loopRepeated per customer design
Customer tape-out
Test chip against SF3 rules
Risk production
Pre-volume test lots
GAA + metal build
Wrapped gate, interconnect
Wafer probe
Measure yield, SRAM, speed
↻ next customer
Initial production
Samsung-reported: June 30, 2022
SF3 family grows
SF3E, SF3P-style derivatives

A few things are worth knowing about why SF3 is a Samsung-specific platform rather than a universal 3nm standard:

Nanosheets replace fins as the controlled channel, and Samsung's own name for that device is MBCFET. The gate surrounds multiple horizontal semiconductor sheets instead of wrapping a single protruding fin, and sheet width becomes a design and process parameter for setting effective channel width and drive current — wider sheets carry more current but also change capacitance and layout constraints. Those sheet-width options are qualified by Samsung Foundry itself, not arbitrary dimensions a chip designer can pick freely, which is also why SF3's architecture diverged from TSMC's competing N3, which kept the FinFET gate for that same 3nm-class generation.

SF3's MBCFET, and Where It Sits in Samsung's Own Family cross-section sketch, not to scale — the gate wraps the channel on all sides MBCFET nanosheet gate substrate gate wraps all sides of each stacked sheet sheet width is a qualified, not a freely chosen, parameter SF3 family timeline initial June 30, 2022 SF3E enhanced variant SF3P performance variant each variant needs its own PDK, libraries, and qualification none inherits SF3's measured numbers automatically the June 2022 date marks Samsung's first 3nm GAA generation only — not every later SF3-family release dates and variant names are Samsung's own reported milestones, not an independent measurement

The first-production announcement marks one specific generation, not the whole SF3 story. Samsung announced initial production of a GAA-based 3nm process on June 30, 2022, and that announcement establishes the origin of its commercial 3nm GAA generation — it is not the introduction date of every later SF3 derivative. A process catalog entry and a product's actual manufacturing specification are what identify the precise release a given customer design actually used, the same discipline TSMC's N3E and N3P derivatives require of anyone citing N3's original 2022 date.

A device benefit only counts once it survives the full circuit, not just the transistor cross-section. Improved channel control from the nanosheet gate can support lower leakage or operation at lower voltage, but contacts and interconnects still contribute their own resistance and capacitance, and standard cells, SRAM arrays, analog blocks, and interfaces each place different demands on the platform. A useful performance claim about an SF3-based chip states the voltage, circuit, baseline, and layout assumptions behind it, rather than crediting a whole-chip result to "nanosheets" alone — AMD and Qualcomm are among the customers reported to have evaluated Samsung's GAA node, and any comparison between their results requires exactly that detail.

A family name is the starting point for qualification, not the end of it. A customer needs suitable IP, verification rules, extraction models, reliability data, and a manufacturing plan matched to the specific SF3 variant it taped out against, and packaging and thermal constraints shape the operating point that design can actually reach. For any historical or competitive comparison, keep a device demonstration, initial wafer production, product qualification, and sustained volume shipment as four separate milestones — each answers a different question about how ready SF3, or any derivative of it, actually was at a given date.

Read Samsung SF3 through a *named-platform-and-date* lens rather than a *nanometer* lens: what actually defines SF3 is its own MBCFET nanosheet architecture and its own reported June 2022 initial-production milestone, not the digit "3" it happens to share with TSMC's differently built FinFET-based N3. SF3's gate-all-around transistor versus N3's fin is the same underlying fact as N5's pitch mismatch across vendors: a foundry's process node is that company's platform, not a ruler the rest of the industry shares.

Go deeper with CFSGPT

Get AI-powered deep-dives, save terms, and run advanced simulations — free account.

Create Free Account