what is an etch 3d nand staircase filmstack

An etch 3D NAND staircase filmstack (etch 3D NAND staircase etch filmstack) is the engineered terraced contact transition architecture constructed at the lateral periphery of 3D NAND flash memory arrays. In high-density architectures (232 to over 300 vertical layers, totaling $6\text{ to }10\text{ }\mu\text{m}$ in height), individual word line (WL) control gates buried within the alternating oxide-nitride ($SiO_2/Si_3N_4$) superlattice cannot be accessed from above without step-by-step lateral exposure. The staircase filmstack transforms this vertical superlattice into a 3D descending terraced staircase—where each discrete step exposes a landing pad (typically $150\text{–}300\text{ nm}$ wide) for an individual word line contact plug (WLC). Fabricating this staircase requires an iterative photoresist-trim-and-etch (or hardmask-trim-and-etch) sequence: an isotropic oxygen plasma laterally shrinks a thick photoresist mask by a calibrated increment ($\Delta W \approx 200\text{ nm}$), followed immediately by an anisotropic fluorocarbon etch that transfers the pattern down through one or two $SiO_2/Si_3N_4$ bilayers ($\approx 50\text{ nm}$). Repeating this cyclical loop dozens of times across multi-tier decks introduces critical engineering challenges, including photoresist facet degradation, micro-loading across disparate step heights, lateral step footing, and catastrophic contact punch-through during subsequent tungsten contact hole drilling. At a high level, the architectural anatomy of an advanced 3D NAND staircase etch filmstack and its cyclic trim-and-etch sequence looks like this:

Periodic ONON superlattice
200-300+ alternating SiO2/Si3N4 bilayers (6-10μm total height)
Staircase thick resist coating
4-6μm thick I-line or KrF photoresist / carbon hardmask
Cyclic trim-and-etch staircase sequenceIterative photoresist lateral recession and vertical bilayer transfer
Isotropic photoresist trim
O2 / N2 / Ar plasma laterally recesses resist margin by ΔW = 200nm
Vertical bilayer step etch
CF4 / CHF3 / O2 anisotropic plasma etches 1-2 pairs of SiO2/Si3N4
Resist facet & footing control
In-situ polymer conditioning prevents rounded step edges & faceting
Iterative step loop execution
Repeats trim-and-etch loop (8-16 cycles per litho pass) for each deck
↻ multi-step terraced excavation
Uniform landing pad formation
Exposes 150-300nm wide landing pads for word line contact plugs
Zero contact punch-through
Smooth horizontal terraces eliminate contact misalignment shorts

A few principles are essential for understanding how 3D NAND staircase etch filmstacks are constructed, how cyclic trim-and-etch kinetics balance lateral and vertical selectivity, and why multi-tier contact hole landing demands strict planar uniformity:

Filmstack structural hierarchy and functional layers. An advanced 3D NAND staircase contact etch filmstack consists of five functional zones:
1. *Thick Planarization Mask / Carbon Hardmask:* $4.0\text{ to }6.5\text{ }\mu\text{m}$ of thick KrF/i-line photoresist or spin-on carbon (SOC). The mask must withstand dozens of consecutive oxygen trim and fluorocarbon etch cycles without eroding prematurely, losing sidewall steepness, or causing critical dimension (CD) drift between the top step and bottom step.
2. *Terraced Bilayer Superlattice (The Staircase):* A descending terraced cascade of $128\text{ to }300+$ alternating pairs of silicon dioxide ($SiO_2$, $25\text{–}32\text{ nm}$) and sacrificial silicon nitride ($Si_3N_4$, $20\text{–}26\text{ nm}$). Each terrace provides a planar landing pad ($150\text{ to }300\text{ nm}$ lateral step run; $45\text{ to }55\text{ nm}$ vertical step rise).
3. *Inter-Deck Dielectric & Buffer Oxide:* In multi-tier 3D NAND architectures (e.g., dual-deck or triple-deck arrays of 128+ layers each), a $100\text{ to }200\text{ nm}$ thick middle oxide buffer separates the upper staircase from the lower staircase, serving as an etch-stop reference plane.
4. *Staircase Oxide Gap Fill (MOL Dielectric):* After staircase etching, the entire terraced profile is embedded in several micrometers of gap-fill silicon dioxide (deposited via high-density plasma or flowable CVD). Subsequent word line contact vias of drastically varying depths ($0.5\text{ }\mu\text{m}$ at the top step to $>8\text{ }\mu\text{m}$ at the bottom step) must be etched simultaneously through this dielectric to land on each individual terrace.
5. *Underlying Peripheral Substrate:* CMOS under Array (CuA) transistors and routing interconnects located directly beneath the staircase pads.

3D NAND Staircase Etch Filmstack Architecture Terraced word line contact landing pads, cyclic photoresist trim, and varying-depth via etch Terraced Staircase & Contacts Resist Mask WL-3 WL-2 WL-1 WL-0 WLC Contact Vias (Varying Depth) CMOS under Array (CuA Substrate) Cyclic Trim-and-Etch Kinetics & Pad Alignment 1. Lateral Photoresist Trim (O2 / N2 / Ar Plasma): Controlled isotropic ash laterally shrinks resist by ΔW = 150-250nm per cycle N2 addition hardens polymer sidewall, preserving 88-90° resist slope without faceting 2. Vertical Bilayer Step Etch (CF4 / CHF3 / O2): Anisotropic dry etch removes exposed SiO2 / Si3N4 pair (ΔZ = 50nm depth) Selectivity over trimmed resist > 5:1; preserves sharp terrace edge without footing 3. Word Line Contact (WLC) Via Simultaneous Landing: Via depths range from 500nm to >8μm; fluorocarbon soft-landing chemistry High selectivity to Si3N4 stop pads prevents punch-through on shallow upper steps Trim Precision ΔW: ± 3nm | Step Height ΔZ: 50nm | Via Depth Delta: > 7.5 μm Cyclic Trim-and-Etch 8-16 steps per mask pass Zero Punch-Through Protects 24nm landing pads Multi-Depth Via Open Overcomes 15:1 depth delta 3D NAND staircase filmstacks convert 6-9 micron vertical memory stacks into terraced word line contact landing pads iterative O2 resist trim and fluorocarbon step etching create planar terraces that eliminate contact punch-through shorts

Cyclic trim-and-etch kinetics and multi-depth contact via challenges. The fabrication of staircase filmstacks combines cyclic litho-etch economy with extreme middle-of-line contact landing selectivity:
- *Iterative Trim-and-Etch Loop Kinetics:* Etching hundreds of discrete steps individually would require an impossible number of lithography masks. Instead, foundries use a multi-step trim-and-etch loop where a single lithography exposure defines a block of 8 to 16 steps. In each cycle:
1. *Resist Trim:* An isotropic oxygen/nitrogen plasma ($O_2/N_2/Ar$) uniformly ashes the organic resist, retreating the sidewall laterally by $\Delta W = 150\text{–}250\text{ nm}$. The addition of $N_2$ forms a protective carbon-nitride surface layer that inhibits top resist loss, keeping the resist facet angle steep ($>88^\circ$).
2. *Bilayer Step Etch:* An anisotropic fluorocarbon dry etch ($CF_4/CHF_3/O_2$) etches vertically through one $SiO_2/Si_3N_4$ pair ($\Delta Z \approx 50\text{ nm}$). Because each cycle exposes a previously protected step, repeating this sequence $N$ times creates an $N$-stair terraced cascade from a single lithography step.
- *Micro-Loading and Edge Footing:* As the number of steps multiplies, reactive radical fluxes vary between the broad top terrace and narrow lower steps (aspect-ratio-dependent micro-loading). Precise gas residence time and chamber pressure tuning ($15\text{–}30\text{ mTorr}$) are required to prevent lateral "footing" (residual unetched material at step junctions) or rounding of the terrace edges, which would distort contact landing areas.
- *The Multi-Depth Word Line Contact Via Challenge:* Once the staircase is etched, it is planarized with thick dielectric. Vias for tungsten word line contacts (WLC) must be etched simultaneously across the entire array. The contact via landing on the shallowest top step is only $0.5\text{ }\mu\text{m}$ deep, while the via landing on the deepest bottom step exceeds $8.0\text{ }\mu\text{m}$—a massive $16:1$ depth disparity. The contact etch recipe must exhibit near-infinite selectivity to the thin ($24\text{ nm}$) $Si_3N_4$ landing pads; otherwise, energetic ions will punch completely through the upper landing pads during the prolonged over-etch needed to reach the bottom step, shorting adjacent word lines together.

Read a 3D NAND staircase etch filmstack through a *terraced-stairway-to-interconnect* lens: an atomic mechanical engineering marvel where cyclical plasma trim-and-etch loops sculpt a towering vertical superlattice into a descending cascade of micro-terraces, giving every buried memory word line a clean electrical conduit to the outer semiconductor world.

Go deeper with CFSGPT

Get AI-powered deep-dives, save terms, and run advanced simulations — free account.

Create Free Account